Intel® Xeon Phi™ Coprocessor
Developer Training Event
Ann Arbor, MI

Event Details:

Thursday, August 14, 2014
Registration Begins: 8:30AM 
Presentation: 9:00AM to 4:00PM 
Lunch will be provided.

University of Michigan - Duderstadt Center
Room 1180 (Videoconference Suite)
2281 Bonisteel Boulevard
Ann Arbor, MI 48109
(Room 12 on the floorplan link below)
http://www.dc.umich.edu/hoursmaps/floor1/floorplan1.html

Please complete a very brief pre-training questionnaire at the following URL: 

http://www.colfax-intl.com/nd/svy.aspx?rdtw

This one-day training will provide software developers the foundation needed for modernizing their code to take advantage of parallel architectures found in both the Intel® Xeon® processor and the Intel® Xeon Phi™ coprocessor.

The session will cover:

• An overview of parallel programming frameworks and optimization guidelines for multi-core CPUs (Intel® Xeon®) and many-core coprocessors (Intel® Xeon Phi™)
• Discussions about three layers of parallelism: SIMD, Threads, Cluster environment
• Tips for quick porting/development of HPC software applications
• Real-life examples of code and optimization techniques
• Hardware solution and corresponding software implementations, APIs, and framework

Register Now! 

Privacy