Leveraging High Level Synthesis to Achieve Low Power Designs: Catapult LP (Tuesday 2:00 PM)

In this session, we will show how to design for the lowest power hardware by first optimizing the architecture and then maximizing clock gating efficiency.